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Abstract
Virtual machines have been widely adapted for high-level programming language implementations and for
providing a degree of platform neutrality. As the overall use and adaptation of virtual machines grow, the
overall performance of virtual machines has become a widely-discussed topic. In this paper, we present a survey
on the performance differences of the two most widely adapted types of virtual machines - the stack-based
virtual machine and the register-based virtual machine - using various benchmark programs. Additionally, we
adopted a new approach of measuring performance by measuring the overall dispatch time, amount of dispatches,
fetch time, and execution time while running benchmarks on custom-implemented, lightweight virtual machines.
Finally, we present two lightweight, custom-designed, Turing-equivalent virtual machines that are specifically
designed in benchmarking virtual machine performance - the “Conceptum” stack-based virtual machine, and the
“Inertia” register-based virtual machine. Our result showed that while on average the register machine spends
20.39% less time in executing benchmarks than the stack machine, the stack-based virtual machine is still faster
than the virtual machine regarding the instruction fetch time.
Keywords: Virtual Machine, Interpreters, Stack Architecture, Register Architecture
1 Introduction
Virtual machines are both ideal and popular for high-level and very-high-level interpreted programming language
implementations. Virtual machines add a layer of abstraction above the lower-level hardware resources, providing
more flexibility for language implementers to implement advanced functionalities while bringing the benefits of being
architecture-neural and portable. A bytecode interpreter is a core part of a virtual machine, providing the capacity
to read and evaluate instructions in an intermediate bytecode-format. Most virtual machines are implemented
on either the stack-based architecture, employing stacks as a means of data storage and manipulation, or the
register-based architecture, simulating the architecture of a physical computer.
A widely discussed question in the field of virtual machine architecture is that whether the stack-based architec-
ture or the register-based architecture has a better performance. The stack-based architecture, being widely used,
is known for its ease of implementation, as the location of operands does not need to be explicitly specified [3, 5, 4].
In contrast, the register architecture requires the location of operands to be specified manually. The difference
in specifying the location of the operands can be better recognized through the typical difference in instruction
statements, as in stack-based virtual machines, usually only one parameter is supplied for a specific instruction
(the pseudo-bytecode below presented in a format similar to the JVM):
i c on s t 1
i c on s t 2
iadd
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In contrast, in a register-based virtual machine’s bytecode format, more parameters specifying the address of
the operands are required (the pseudo-bytecode below presented in a format similar to the Parrot VM):
s e t t3 , t1
s e t t4 , t2
add t3 , t4 , t5
The needlessness to specify the operand’s address created a huge benefit for the stack-based architecture, as the
bytecode format can thus be simpler, simplifying the overall code generation process. The overall code size needed
to construct a stack-based virtual machine is also smaller, as compared to the register-based architecture. The
stack-based architecture has been widely adapted, most notably on the Java Virtual Machine (JVM) for running
Java bytecodes, and on CPython for interpreting Python source codes.
However, the register architecture still nonetheless contains a notable amount of decent features. The explicit
definition of address of the operands would allow the bytecode size to be reduced, which overall contributes to
the specific virtual machine’s performance [14]. Moreover, the application of the register-based architecture on the
newer versions of Lua [9] and the Parrot VM [6] suggests that in many cases, well-written register virtual machines
could outperform their stack-based rivals in terms of performance and execution time.
Much research related to the performance comparison between the stack architecture and the register architec-
ture had been done, most notably the two papers focusing on comparing the original, stack-based JVM (the Java
Virtual Machine) to a custom-translated, register based version of the JVM by Davis et. al and Shi et. al [3, 14],
where the result indicated that the register bytecode required fewer instructions than a stack-based architecture’s
bytecode. However, most research papers addressing this topic focused on either comparing the performance on
existing, general purpose virtual machine platforms, or translating an existing stack-based virtual machine into
a register-based VM. In this paper, we present a new approach towards comparing stack-based architecture and
register-based architecture by constructing two domain-specific virtual machines made specially for the purpose
of benchmarking and comparison - the Conceptum stack-based virtual machine and the Inertia register-based vir-
tual machine. Under such a setting, both the simplicity and the similarity in the overall structure and format of
both architectures are guaranteed, thus leading to better and more accurate results. Moreover, we applied a more
straightforward method in evaluating the overall performance of virtual machines by measuring the time spent
in instruction fetch, instruction dispatch, execution and the total amount of dispatches needed. In the following
sections, we provide a brief overview of the structure and construction of Conceptum and Inertia and the bench-
mark results on the two separate platforms. Finally, we present an overall analysis of each of the architecture’s
performance.
2 The Conceptum stack-based virtual machine
Conceptum is a stack-based virtual machine specially designed for performance benchmarks. Conceptum is written
in pure, ANSI C11-compliant C. Conceptum is type-safe, Turing-equivalent, and utilizes a switch as an instruction
dispatch method. Our reason for using switch dispatch (for a deeper discussion, see section 4.1) is that although
switch dispatch might not be the fastest, it is still widely adopted [17]. Inertia - the register-based virtual machine
- had adopted the same dispatch method.
In terms of computability, Conceptum is Turing-equivalent, as Conceptum’s design resembles that of a 2x
pushdown automata (2-PDA). It had been proven that a 2-PDA is Turing-equivalent, as it employs two stacks to
achieve the ability of random and infinite memory access [10]. Conceptum always preserves two stack spaces for
the bytecode program to operate on: one local-scope stack for procedure execution, garbage-collected right after
the procedure returns, and another global stack for exchanging arguments and return results between procedure
calls and preserving data.
Conceptum is designed to act like a Just-In-Time interpreter. Once Conceptum’s assembler reads in a program,
the assembler parses the program, breaking the procedures into parsed bytecodes, and feeding them into Concep-
tum’s run() function. The run() function initializes two stacks of fixed size, defined by a global macro. One stack
is initialized as a global stack, whereas another stack initialized as the local stack for the main bytecode procedure.
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The run() function then feeds the parsed bytecode and the reference of the two initialized stacks into the eval()
function where the switch dispatch exists, and the eval() statements loops until the program comes to a halt. A
bytecode piece in Conceptum is defined as a struct:
typede f s t r u c t {
int32_t i n s t r ;
vo id ∗payload ;
} ConceptInstruction_t ;
The procedure itself is represented as an array of such structures, whereas the program is represented as an
array of an array of procedures, where the first procedure is being recognized as the main procedure. Given a
struct, the switch inside eval() compares the integer value ‘instr‘ inside the struct to a set of previously-defined
macros to dispatch the instruction.
Procedure calls in Conceptum are handled at the bytecode compilation stage by the Conceptum assembler.
Iterating through every line of the unparsed source file, the assembler stores every procedure’s name into another
array of the same order as the program itself (which is in turn, an array of procedures, as we previously stated).
The assembler then utilizes a simple lexical analyzer to parse each of the procedures line by line. When a call
statement occurs, the lexical analyzer performs an O(n) search inside the array of procedure names; when a match
is found, the analyzer substitutes in the address (which is simply the array index) as the calling address in the
parsed bytecode’s payload. This mechanism is invented in order to reduce the procedure call cost in the actual
instruction dispatch; by substituting in the address of a procedure, the complexity of a procedure call in the actual
dispatch will always be O(1). Note that in order for this described procedure name substitution to work, the main
procedure where Conceptum starts off calling needs to be coded on the very top of the program [7].
Conceptum’s eval() function containing the switch dispatch functions is based on four variables: two stacks
(defined in the caller function and passed in as variables), one instruction array (which is an array of procedure
arrays, as previously noted), and an integer index indicating which procedure inside the program array to execute.
Immediately after reading in the four parameters, a for loop iterates over the designated procedure to execute,
supplying every single line of instructions to the switch for dispatch. In the actual switch dispatch, a procedure call
in the bytecode would make the eval() function call upon itself, but simply supplying another integer index (the
index already substituted in as an operand by the assembler, as previously described). In such calls, the global
stack is preserved while a new, local stack for the procedure being called must be allocated. The eval() function is
defined to return a void pointer:
vo id∗ eva l ( i n t index ,
ConceptStack_t ∗ stack , ConceptStack_t ∗ global_stack ,
i n t start_by ) ;
The void pointer being the first element in the local stack of a procedure, therefore allowing procedures to
return values. The benefit of eval() calling itself when encountering a new procedure call is that then the recursive
procedure calls inside the bytecode could be supported, as recursive procedure calls simply indicate recursions in
the eval() function with the creation of new local stacks. While the overall design of Conceptum can be viewed
as that of a 2-PDA’s in order to prove that Conceptum is Turing-equivalent, the support for recursion also can be
used to indicate Conceptum’s Turing-equivalence. For simplicity and speed, procedure calls do not directly take
arguments in Conceptum. Instead, while preserving a unique local stack, all procedures have access to the one,
single global stack. To supply arguments to the procedure call, programs can push values into the global stack,
which can be accessed later by the procedure being called upon.
In terms of garbage collection and memory management, Conceptum behaves similar to the JVM. All values
declared within the local scope of the procedure will immediately be garbage collected (by iteratively freeing every
single void pointer on the local stack) after the procedure’s return, and everything in the global stack gets garbage
collected once the main procedure returns. It can be said that the garbage collection process is rather simple in
Conceptum; after all, every value is stored on the stack, which freeing the garbage collector would simply free up
the stacks at appropriate times. While there exists no functions specifically made for garbage collection purposes
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in the source code for Conceptum, a custom wrapper library around C’s dynamic memory allocation functions that
registers every use of malloc() in a stack does exist, in order to prevent memory leaks [8].
3 The Inertia register-based virtual machine
Inertia is a register-based virtual machine specifically designed in order to resemble Conceptum in its complexity.
For benchmark results to be accurate, the overall similarity of the structure of both Conceptum and Inertia needs
to be ensured. In the paragraphs below, we present a brief overview of Inertia’s design. By default, the Inertia
virtual machine reads in bytecodes in binary format. Inertia’s counterpart, the assembler “Moment of Inertia”,
is the syntax-based assembler that reads in programs written in text-based instructions and translates them into
bytecode [11]. It is necessary to state here, that neither of the time spent on file I/O and the time spent on decoding
and parsing the program being read in is measured during the actual benchmark, except the actual execution time,
after the bytecodes are being parsed into internal data structures.
In order to start an execution cycle, Inertia’s main() function reads in the bytecode, feeds the bytecodes into
program array, and starts the execution of the program by run(). The run() function initializes the program
counter and a flag variable, used to determine whether if the program is still running. The run() function follows
the fetch-execution cycle, executing parsed bytecode programs by calling the decode() and eval() functions. The
decode() function fetches the program instruction by calling fetch(). The bytecode piece in Inertia, similar to that
in Conceptum, is defined as a struct:
typede f s t r u c t {
uint32_t i n s t r ;
} I_instr_t
Although one might notice that it seems wasteful to wrap the variable definition
uint32_t i n s t r ;
around a struct, the wrapping is intended for both the overall fairness of the benchmark and the consistency of
style over Conceptum and Inertia, as Conceptum also uses a struct to represent an instruction:
typede f s t r u c t {
int32_t i n s t r ;
vo id ∗payload ;
} ConceptInstruction_t ;
In order to be consistent with Conceptum, Inertia uses a similar switch dispatch method. A loop is used
to iterate over instructions, which every instruction gets fed into the eval() function containing the large switch
statement. In order to resemble Conceptum’s switch dispatch process, all operations were not executed in the switch
statement, but contained in separate, external function definitions. Garbage collection in Inertia also resembles
that of Conceptum. On the start, a fixed-size memory space for data storage is allocated. The space is only freed
after the virtual machine halts.
Inertia is also similar to Conceptum in terms of complexity of procedure call instructions. Both Conceptum
and Inertia has an O(1) complexity in procedure calls. To achieve the O(1) complexity, Inertia does not preserve a
local memory space for procedures. All procedures operate in the same, global, memory space. Since only a global
memory space is required, recursion is supported in Inertia. When encountering a recursive procedure call, Inertia’s
eval() function simply evokes a new run() function, which starts at the beginning of the specific procedure.
4 Evaluating performance
4.1 Performance measurement
In this section, we present our method of evaluating the performance of Conceptum and Inertia. It is commonly
agreed upon in previous research[3, 14, 12, 1, 13, 16] that register machines outperform stack machines in both
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bytecode size and execution performance. However, few results exist in using the measurement of the actual running
time of benchmarks to evaluate a virtual machine’s performance. [3] proposed an estimation formula for estimating
the performance differences between a stack-based machine (VSM) and a register-based machine (VRM):
TVRM ≈ TVSM−#dispatches×T dispatch +#fetches×T fetch
The equation above states that the correlation between the running time of the register-based and the stack-
based virtual machine is mainly correlated to the difference in the amount of dispatches, the cost of a dispatch,
the cost of instruction fetches and the difference in the number of instruction fetches. Analyzing the equation,
one can see that the register bytecode contains more instruction fetches than the bytecode of a stack-based virtual
machine, as the stack-based virtual machine contains only an optional operand per instruction; in contrast, the
number of operands in a register machine can vary from 1 to 4 (as in the design of Inertia). However, one could
also see that the cost of such increase in the overall amount of fetches to be relatively small, as one fetch would
simply imply the action of loading one more operand from an operands array. The difference in the amount of
dispatches and dispatch time is also an important part of [3]’s equation. As the overall amount of instructions
in a bytecode program for the register machine is generally regarded as shorter than that of a program for the
stack-based machine, having shorter dispatch time might be a significant advantage of register machines. However,
[3] and a few other research also noted that the switch dispatch method (used in both Conceptum and Inertia) is
not the most efficient dispatch method - probably even the most inefficient one, as compared to threaded dispatch
or direct threaded dispatch. Our view towards this problem is that, since switch dispatch is still commonly applied
among virtual machines [17], and that both Conceptum and Inertia adopted the same switch dispatch method in
instruction dispatch, the inefficiency of switch dispatch is not likely to impact the benchmark results.
Based on the equation provided by [3] and information from other research [14, 12, 13], we propose a method
in measuring the performance of Conceptum and Inertia. Under such method, the overall performance will be
evaluated using four different measurements, three of which are based on timing intervals of the execution time
and one measuring the amount of dispatch. The three different timing intervals are: the overall bytecode execution
time, timed right after the bytecode file has been read and parsed, and ending after every single instruction finished
executing; the accumulative dispatch time, as a sum of the time spent for every single switch dispatches. The lesser
the time is, the better the performance will be. It is also important to note that the overall amount of dispatches is
also measured to show the correlation between the overall dispatch time and the total amount of dispatches. Note
that the execution time does not include the time of reading in the program from bytecode or parsing the program.
Since the syntax for the bytecode of a register-based virtual machine and the syntax for that of a stack-based virtual
machine are inherently different, Conceptum’s syntax-based assembler and Inertia’s syntax-based assembler were
programmed in different fashions and cannot be equally compared. Moreover, the time for the file I/O is generally
nondeterministic and fluctuates based on other I/O intensive programs being executed on the same host system,
accounting file I/O would only add a layer of inaccuracy to the overall benchmark results.
4.2 A note on timing
To more accurately time the execution, we measured the CPU time, instead of the wall clock time, for the bench-
marks. Measuring CPU time is a common method applied in real-time systems, in order to achieve the most
accurate timing. The CPU time in GNU C refers to the time a process has used the CPU since the start of the
process [15]. Therefore, by using the CPU time, minor disturbances usually present in the wall clock time such as
process preemptions can be reduced. In standard C, the current CPU time in a process is given by the function
clock(), which returns a clock_t type, indicating the total clock ticks spent in computing since the start of the
process [20]. To present the timing results in an easily readable format, we utilize the code below to convert a the
CPU time given by the clock() function to microseconds:
c lock_t time_in_microseconds = c lo ck ( ) ∗ 1000000 / CLOCKS_PER_SEC;
where CLOCKS_PER_SEC is a macro provided in the standard C library header time.h .
Based on our algorithm described above, the total time spent by both Conceptum and Inertia executing a
program is measured as:
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c lock_t begin_execution_time = c lo ck ( ) ;
run ( ) ; // execute the parsed bytecodes a l r eady read in
clock_t end_execution_time = c lo ck ( ) ;
c lock_t time_in_microseconds = ( end_execution_time − begin_execution_time ) ;
However, given that every single clock() is a function call and produces at minimum a function call overhead,
simply applying the method of measuring the CPU time at the start of an interval, measuring the CPU time at
the end of an interval, and subtracting the start CPU time from the end CPU time to get the total time spent in
an interval isn’t enough. To provide even more accurate measurements, we adopted the method described in [2],
where the time spent calling the clock() function is first measured, then subtracted from the overall execution time:
t0 = c lo ck ( ) ;
t1 = c lo ck ( ) ;
run ( ) ;
t2 = c lo ck ( ) ;
d = ( t2 − t1 ) − ( t1 − t0 ) ;
Finally, it is imperative to note that since both dispatch time and fetch time are measured, and that both the
dispatch time and fetch time are contained in the execution time measured, the overall execution time might not
be the most accurate, as the final execution time combines the overheads produced by the extra measurement of
fetch and dispatch time. However, since such inaccuracy is contained in all benchmarks, it shouldn’t affect the final
result.
5 Performance benchmarks
We utilize the results of multiple benchmark programs written in bytecode format to compare the performance
differences in the register architecture and the stack architecture. As stated in the pervious section, the overall time
of bytecode execution (starting after the bytecodes were read in and parsed, and ending after the last instruction
finished its execution), the average dispatch time, and the overall dispatch time (sum of the time of every single
dispatch) and the total amount of dispatches executed serve as the four benchmark results evaluating the overall
performance.
All benchmark programs are executed on Conceptum and Inertia, where both virtual machines were deployed on
a physical test machine with an Intel Core i5 processor with 8 Gigabytes of RAM. The compiler used to compile both
Conceptum and Inertia is gcc 4.9.4. Both Conceptum and Inertia are compiled without any compiler optimizations,
with the compiler flags:
gcc −O0 −s td=c11
To show the most accurate performance of both machines, a few benchmarks had been selected, featuring either
intensive read/write operations on the stacks or registers or an intensive amount of arithmetic instructions which
benchmarks the overall dispatch performance. The benchmarks we have selected are:
• Fibonacci: A program that calculates Fibonacci numbers up to 1,000 times, and stores them in the memory.
• ExhaustiveCollatz: A program that proves the Collatz conjecture for numbers below 20,000.
• AddictiveAddition: A program that increments from 0 to 5 ∗ 106, writing every result into the memory.
• Recursion: A program that contains a procedure that recursively calls itself 1,000 times, while decreasing an
integer counter.
All times are measured in microseconds, while all benchmarks have ran multiple times, the final result being the
average of every single execution. The results are presented below.
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Figure 5.1-B: ExhaustiveCollatz
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Figure 5.1-C: AddictiveAddition
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Figure 5.1-D: Recursion
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5.2 Total time of instruction fetches, total time of instruction dispatches and total
execution time
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Figure 5.2-A: Fibonacci
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Figure 5.2-B: ExhaustiveCollatz
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Figure 5.2-C: AddictiveAddition
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Figure 5.2-D: Recursion
Conceptum Inertia
6 Conclusion
6.1 Analysis
Based on the data above, we calculated the result that Inertia - the register-based virtual machine - spends 20.39%
less time in the overall execution time than Conceptum - our stack-based virtual machine. Inertia is also more
efficient in instruction dispatch, largely benefitted from its small dispatch size (See section 5.1-A,B,C,D). In fact,
Inertia spends 66.42% less time in instruction dispatch than Conceptum, on average. However, Inertia is still slower
in the overall fetch time, spending 23.5% more time on average in fetching operands than Conceptum does. All of
this data is consistent with Davis et. al’s equation, as presented in Section 4.1 [3]. It is also imperative to note,
8
that Inertia still has the advantage of a smaller bytecode size.
The data presented in Figures 5.1-A,B,C,D also proved Davis et. al’s original equation estimating the perfor-
mance differences of VSMs and VRMs, as described in section 4.1, to be correct. Register-based virtual machines
spend significantly less amounts of dispatch than stack-machines do. By analyzing the data above, one could easily
see that at average a register-based virtual machine would only execute about half the dispatches a stack-based
virtual machine would do. As one could see in the benchmark results presented in Figure 5.2-A,B,C,D, having
fewer dispatches had won Inertia a huge advantage.
Looking specifically at the tests, an observation can be made that a stack-based virtual machine still outperforms
a register-based virtual machine on a few occasions. Based on our test results, stack-based virtual machines
typically perform better on benchmarks featuring a high amount of arithmetic operations. The reason behind the
stack machine’s occasional good performance might be its advantage in the fewer amount of fetches performed
per dispatch. Since most arithmetic operations in Conceptum do not require any operands at all, performing such
operations would certainly be faster than performing the same operations in Inertia, as Inertia, as a register machine,
would still need operands to complete arithmetic operations. In contrast to the stack-based virtual machine’s
performance, the register-based virtual machine performed much better on recursions and memory operations.
After looking at the data above, one could conclude that a well-crafted register-based virtual machine is faster
both overall in execution time and in instruction dispatch than a typical stack-based virtual machine. Although
the stack-based virtual machine had displayed its advantages in operands fetch time, the advantages of the register-
based virtual machine in the dispatch phase affected the final results even more. Because of the advantages in
speed and its small bytecode size, a register-based virtual machine can be best applied on systems where both
computational and storage facilities are limited (e.g. embedded systems). In contrast, the stack machine, still
benefiting from its advantage of the clean logic (as there’s no need to specify a memory address) and rapidness
in fetching instructions, can be applied to mainstream languages requiring a balance between performance and
usability.
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Additional Materials
I. The Conceptum virtual machine’s bytecode format and instruction set
The complete instruction set for Conceptum is listed below:
i c on s t <integ e r > | s t o r e an i n t e g e r constant in to the l o c a l s tack
f c on s t <f l o a t > | s t o r e a f l o a t i n g po int number in to the l o c a l s tack
cconst <char> | s t o r e a cha ra c te r in to the l o c a l s tack
bconst <boolean> | s t o r e a boolean value , 0 or 1
iadd | i n t e g e r add i t i on
imul | i n t e g e r mu l t i p l i c a t i o n
i d i v | i n t e g e r d i v i s i o n
fadd | f l o a t i n g po int add i t i on
fmul | f l o a t i n g po int mu l t i p l i c a t i o n
fd i v | f l o a t i n g po int d i v i s i o n
i f | boo lean i f c lause , equ iva l en t to (~p) V q
ne | negat ion
and | boolean AND
or | boolean OR
xor | boolean XOR
dup | dup l i c a t e the va lue on top o f the l o c a l s tack
swap | pop 1 s t and 2nd va lue out o f l o c a l s tack and swap them
inc | i n c r e a s e the va lue on top o f the s tack
dec | dec r ea s e the va lue on top o f the s tack
pop | pop 1 va lue out o f the l o c a l s tack
gload | Pop a va lue from the g l o ba l s tack and s t o r e l o c a l l y
g s t o r e | Pop a va lue from l o c a l s tack and s t o r e g l o b a l l y
procedure main | the s t a r t i n g procedure o f a program
| must be dec l a r ed on the f i r s t l i n e o f f i l e
procedure <name> | de f i n e a procedure c a l l
c a l l | c a l l a procedure
r e t | end o f a procedure d e f i n i t i o n
t e r | r e turn in midway to the parent procedure
goto
| goto another l i n e in the same procedure
| (0 as procedure ’ s f i r s t l i n e )
i f_ icmple <l i n e number>
| i f va lue on top o f s tack eva lua te s to f a l s e , goto l i n e number
II. The Inertia virtual machine’s bytecode format and instruction set
Inertia’s bytecode, similar to Conceptum, is written in Polish notation, and then compiled by the “Moment of
Inertia” compiler to binary format. The complete instruction set of Inertia is listed below:
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I n e r t i a ’ s Bytecode format :
− WRITTEN IN POLISH NOTATION.
− INSTRUCTION TYPE FIRST, THREE PARAMETER (OPTIONAL) AFTER,
− SEPARATED BY SPACE;
− INSTRUCTIONS ARE SEPARATED BY LINES
INSTRUCTIONS :
add | add va lue and a s s i g n to r e g i s t e r
div | d i v i s i o n va lue and a s s i g n to r e g i s t e r
mul | mu l t ip l e va lue and a s s i g n
l tn | r e turn true i f va lue second l e s s than th i rd argument
eq l | r e turn true i f va lue second equa l to th i rd argument
and | b i tw i s e and
not | b i tw i s e not
or | b i tw i s e or
inc | i n c r e a s e va lue by 1
dec | dec r ea s e va lue by 1
pr in t | p r in t argument
load | a s s i g n second argument to 1
goto | goto statement
i f | has the same meaning as
| to i f_ icmple in Conceptum ’ s i n s t r u c t i o n
return | r e turn from a procedure
c a l l | c a l l a procedure
PARAMETER TYPES:
@ memory addres s
R r e g i s t e r addres s
# number
P goto l a b e l
GOTO LABEL:
The goto l a b e l s a re l a b e l e d by numbers , s t a r t i n g at 1 .
Goto l a b e l s used in argument format :
P <LABEL>
Example :
<LABEL>: <code>
The binary format of Inertia’s bytecode, assembled by the assmbler ’Moment of Inertia’, can then be parsed by
the Inertia virtual machine itself. The binary format is organized as follows:
ADD 0x0 // Addit ion
DIV 0x1 // Div i s i on
MUL 0x2 // Mu l t i p l i c a t i o n
LTN 0x3 // Less Than
EQL 0x4 // Equal To
AND 0x5 // Bitwise AND
INERTIA_NOT 0x6 // Bitwise NEGATION
OR 0x7 // Bitwise OR
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INC 0x8 // In c r e a s e by 1
DEC 0x9 // Decrease by 1
PRINT 0xA // Pr int to s tdout
LOAD 0xB // Load va lue
GOTO 0xC // goto
IF 0xD // i f par1 i s f a l s e , goto l i n e s p e c i f i e d by par2
RETURN 0xE // return
CALL 0xF // c a l l func t i on
Hexadecimal format
0 :memory ,
1 : r e g i s t e r ,
2 : const
i n s t r u c t i o n : f i r s t 4 b i t s
type o f input : 2 b i t s , 2∗3 = 6 b i t s
f i e l d f o r r e g i s t e r : 2 b i t s , 2∗3 = 6 b i t s
f i e l d f o r memory :16 b i t s , 16 + 16∗ 2 = 48 b i t s
III. Source code listings of the programs used in benchmark
The four benchmark programs written seperately for Conceptum and Inertia are listed as follows. The bytecode
suffix Conceptum uses is .fng; the bytecode suffix Inertia uses is .gnf.
Fibonacci_stack.fng
procedure main
i c on s t 0
g s t o r e
i c on s t 1
g s t o r e
i c on s t 0
dup
i c on s t 1000
swap
i l t
i f_ icmple 20
inc
g load
gload
swap
dup
g s t o r e
iadd
g s t o r e
goto 5
gload
pr in t
r e t
Fibonacci_register.gnf
load R1 #0
load R2 #500
load @0 #0
load @1 #1
1 :
l t n R0 R1 R2
i f R0 P2
add @0 @0 @1
add @1 @0 @1
inc R1
goto P1
2 :
p r in t @1
return
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AddictiveAddition_stack.fng
procedure main
i c on s t 0
dup
i c on s t 5000000
i g t
i f_ icmple 7
inc
goto 1
r e t
AddictiveAddition_register.gnf
load R1 #0
load R2 #5000000
1 :
l t n R0 R1 R2
i f r0 P2
inc R1
goto P1
2 :
r e turn
ExhaustiveCollatz_stack.fng
procedure main
i c on s t 1
dup
i c on s t 20000
swap
i l t
i f_ icmple 31
dup
dup
i c on s t 1
i eq
ne
i f_ icmple 28
dup
i c on s t 1
and
dup
i f_icmple 22
swap
i c on s t 3
imul
inc
swap
ne
i f_icmple 27
i c on s t 2
swap
i d i v
goto 7
pop
inc
goto 1
r e t
ExhaustiveCollatz_register.gnf
load R1 #1
1 :
l t n R0 R1 #20000
i f R0 P2
load @1 R1
3 :
eq l R2 @1 #1
not R2 R2
i f R2 P4
and R3 @1 #1
eq l R3 R3 #1
i f R3 P5
mul @1 @1 #3
inc @1
5 :
not R3 R3
i f R3 P6
div @1 @1 #2
6 :
goto P3
4 :
inc R1
goto P1
2 :
r e turn
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Recursion_stack.fng
procedure main
i c on s t 1000
g s t o r e
c a l l r e c
r e t
procedure r e c
g load
dup
i c on s t 0
i eq
i f_ icmple 6
t e r
dec
g s t o r e
c a l l r e c
r e t
Recursion_register.gnf
load R1 #0
load R2 #1000
c a l l P1
pr in t R2
return
1 :
2 :
l t n R0 R1 R2
i f R0 P3
dec R2
c a l l P2
3 :
r e turn
IV. Getting the source code of Conceptum and Inertia
Conceptum is primarily the work of Ruijie Fang. Conceptum’s source code is opensourced under the GNU General
Public License v3.0. The complete source code for the Conceptum virtual machine can be found at the URL:
https://github.com/Conceptual-Inertia/Conceptum.
Inertia is mainly the work of Siqi Liu. Inertia’s source code is also opensourced under the GNU General Public
License v3.0. The complete source code for the Inertia virtual machine can be found at the URL:
https://github.com/Conceptual-Inertia/Inertia.
All of the test codes presented in this paper can be accessed online via the following URLs:
https://github.com/Conceptual-Inertia/testcodes, and
https://github.com/Conceptual-Inertia/conceptum_testcodes.
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